Cview - A Salphasic Clock Distribution Tree Simulator
نویسنده
چکیده
" " 5 4.066284e-03 " " 4.3 Other CVIEW modules \range" is used to prepare these output les for viewing on a Tektronix 4015 terminal or for plotting on a laser printer. It arranges scale factors and generates labels for the graphic output, providing more appropriate auto-scaling than is done by raw graph(1). This facility is automatically invoked by using any CVIEW command line display option. The X-window Tek mode is compatible for viewing Tektronix 4015 output format. \nowrap" is used to remove phase wrap inherent in the phase output generated by atan2(3) in the interpreter. It uses a heuristic to unwind phase wrap and works pretty well, but is not guaranteed to give correct behavior under all conditions. Where it fails, it's usually pretty obvious to see what's going on in the graphical output. This facility is invoked by using the \-w" option in CVIEW \xline" is used to produce object code which is linked with the interpreter at compile time. It provides the routines for calculating the wave impedance and propagation constant of a transmission line, the input terminal admittance of the transmission line, given its length and load, and the complex output terminal voltage of the transmission line, given its length, load, and input terminal voltage [3]. \line models" is used to produce object code which is linked with the interpreter at compile time. It provides routines for calculating the transmission line parameters used by the \xline" routines from data read using the parser \cable" and \microstrip" commands. The \cable" command allows description of any transmission line according to commonly available catalog data, e.g. for RG58/U. The \microstrip" command uses a transmission line model [4] to calculate the parameters from material properties and cross sectional geometry of a surface layer PCB board run over a ground plane. The output is left in four les, \phase", \magnitude", \conductance", and \suscep-tance". The rst two les represent the output voltages of the canonical sections, while the last two les represent the input admittances of these sections. The entries in these les are in the same order as the input to \interp", that is, in depth-rst order beginning with the root. These les are UNIX \graph(1)" compatible. Specically, each row consists of an integer valued abscissa, a tab separator followed by 0 or more spaces, and a real valued ordinate; or it consists of a null comment line which is used …
منابع مشابه
Salphasic Distribution of Clock Signals
The design of a synchronous system having a global clock must account for the phase shifts experienced by the clock signal (clock skew) in its distribution network. As clock speeds and system diameters increase, this requirement becomes increasingly constraining on system designs. Two currently used approaches to this problem are to minimize skew by equalizing electrical path delays, and to re-...
متن کاملStanding Wave Oscillators for Global Clock Distribution
The clock signal of modern computer processors consumes a large portion of overall chip power. By modeling global clock network wires as transmission lines and manipulating their dimensions, the global clock signal can be transformed into a standing-wave oscillator that conserves energy and reduces skew. This paper explains the lossy transmission line model and explores the effects of matching ...
متن کاملDual-VDD, Single-Frequency Clocking Methodology for System on Chip
Clock distribution networks synchronize the flow of data signals among synchronous data paths. The design of these networks can dramatically affect system-wide performance and reliability. A theoretical background of clock skew is provided in order to better understand how clock distribution networks interact with data paths. Minimum and maximum timing constraints are developed from the relativ...
متن کاملVariant X-Tree Clock Distribution Network and Its Performance Evaluations
The evolution of VLSI chips towards larger die size, smaller feature size and faster clock speed makes the clock distribution an increasingly important issue. In this paper, we propose a new clock distribution network (CDN), namely Variant X-Tree, based on the idea of X-Architecture proposed recently for efficient wiring within VLSI chips. The Variant X-Tree CDN keeps the nice properties of equ...
متن کاملLow Power Clock Network Design
Power is a primary concern in modern circuits. Clock distribution networks, in particular, are an essential element of a synchronous digital circuit and a significant power consumer. Clock distribution networks are subject to clock skew due to process, voltage, and temperature (PVT) variations and load imbalances. A target skew between sequentially-adjacent registers can be obtained in a balanc...
متن کامل